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Virtual Variable Sampling Repetitive Control of
Single-phase DC/AC PWM Converters
Zhichao Liu, Student Member, IEEE, Bin Zhang, Senior Member, IEEE, Keliang Zhou, Senior Member,
IEEE, Yongheng Yang, Senior Member, IEEE and Jingcheng Wang
Abstract—Repetitive control (RC) presents an attractive
solution to achieve low steady-state tracking error and total
harmonic distortion (THD) for periodic signals. For con-
ventional RC (CRC), it requires that the ratio of reference
signal period to the fixed sampling period to be an integer.
Therefore, the reference signal with variable frequency or
a fractional period ratio will lead to severe performance
degradation. Although existing hardware variable sampling
rate methods enable CRC to be frequency adaptive, the
variable sampling frequency will also influence the overall
system stability, and they need that the CPU has variable
sampling frequency ability. In this paper, a flexible and
easy-to-implement method, virtual variable sampling (VVS),
is proposed to enable RC to be frequency adaptive. The
proposed VVS method, which creates a virtual delay unit
to approximate each variable sampling delay, achieves a
flexible variable sampling as similar as hardware-based
variable sampling, but it does not influence overall system
sampling frequency and stability. Experimental results of
a single phase DC/AC converter system are presented to
show the effectiveness of the proposed VVS-RC.
Index Terms—Virtual variable sampling, repetitive con-
trol, phase lead compensation, fractional delay length,
DC/AC converter, total harmonic distortion
I. INTRODUCTION
REpetitive control is widely used in dealing with peri-odic signals including tracking periodic references and
rejecting periodic disturbances. The periodic nature of power
source signals makes RC an effective approach to maintain and
improve the quality of power supplies with excellent waveform
and low THD [1]–[6]. Therefore, RC has been effectively used
in the applications of power converters [7]–[12], active power
filters [13]–[15], and other industry facilities [16], [17].
For CRC, it requires the unit z−N to provide a time delay
that equals to one period of the reference signal. Therefore
the delay length N should equal to the ratio of reference
period to sampling period [18]. However, an integer delay
length N cannot be guaranteed in most existing RC works
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especially when the reference signal is under the influence of
frequency fluctuation. Some examples are listed as follows: (1)
The reference period is not an integral multiple of sampling
period [19]. When a 60 Hz reference AC voltage signal is
sampled with a sampling frequency of 10 kHz, the ratio
equals to 166.67; (2) For renewable energy based micro-
grid system, the unstable energy output from wind or photo-
voltaic generator can easily lead to a sudden power imbalance
or a large frequency fluctuation [20]. For example, 1 Hz
frequency fluctuation for a 60 Hz micro-grid system will
result in the ratio changes from 163.9 to 169.5 accordingly.
(3) New generation aircraft power systems require a variable-
frequency supply, generally in the range of 360-900 Hz [21],
[22]. The reference frequency of the bus-connected converters
and active filters varies with the frequency of the power
system. The RC cannot maintain a fixed delay length N
when the reference frequency is changing. Inaccurate delay
length N will deviate the peak gains of digital RC away
from the fundamental and harmonic frequencies, which will
reduce harmonics suppression and deteriorate the tracking
performance.
Variable sampling/switching period techniques were devel-
oped to maintain fixed integer samples per reference period
for wind and aircraft power systems [23], [24]. However, it
requires that the digital control system has the capability of
the variable sampling frequency. In addition, variable sampling
frequency method also compromises the overall closed-loop
stability [25]. Some other approaches were also proposed to
solve similar questions. A parallel structure fractional RC
scheme was developed [26] in which a correction factor in
complex number is inserted to adjust the poles for each parallel
RC controller. Fractional-order delay z−Nf (Nf ∈ [0, n]) is
approximated by an nth-order finite impluse response (FIR)
filter in [27]–[29]. A linear-phase-lag low-pass filter was
designed to compensate the fractional delay length [30]. Al-
though these methods show improvements, novel and generic
solutions are needed since the complex correction factor in
[26] is difficult to be implemented, the compensation methods
in [27]–[29] are only designed to approximate the fractional
delay part of the ratio of sampling frequency to reference fre-
quency. If the variable reference frequency leads to fractional-
order delay length Nf beyond the range [0, n], the fractional
delay method is not able to provide an accurate compensation.
To achieve a generic solution to this problem, this paper
proposes a virtual variable sampling RC (VVS-RC) scheme.
The VVS approximates a variable sampling period under
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fixed sampling frequency. By setting this flexible VVS period,
digital RC is able to maintain an integer delay length Nv under
different situations mentioned above by adjusting coefficients
in VVS. In this way, VVS method provides a flexible and
fundamental solution to the non-integral delay length and
frequency adaptive problem for digital RC.
The remainder of this paper is organized as follows: Section
II states the frequency sensitivity of CRC, the detail of VVS
construction, and VVS-RC structure and its stability analysis;
Section III studies the modeling and parameter setting for
VVS-RC. Experimental results are presented in Section IV
to verify the effectiveness of the VVS-RC method, which is
followed by concluding remarks in Section V.
II. VIRTUAL VARIABLE SAMPLING RC
A. Frequency sensitivity of CRC
Fig. 1 shows a typical digital control system with plug-in
CRC controller for a periodic signal reference [31], where
R(z) is the periodic reference input with reference fundamen-
tal frequency fr and reference period Tr = 1/fr, Gc(z) is the
conventional feedback controller, Gp(z) is the plant model,
D(z) is the disturbance, Y (z) is the system output, and system
sampling frequency is fs. Plug-in CRC controller is a feed-
forward controller that consists of RC gain Kr, low pass filter
Q(z), phase lead filter Gf (z), and period delay z−N in which
integral delay length N = bTr/Tse is the nearest integer to the
ratio of reference period Tr to the sampling period Ts = 1/fs.
Fig. 1. Control system with plug-in RC controller
The transfer function of the CRC Grc(z) in Fig. 1 is:
Grc(z) =
Ur(z)
E(z)
= Kr
z−NQ(z)
1− z−NQ(z)
Gf (z) (1)
where E(z) = R(z)− Y (z) is the system tracking error.
In the frequency domain, RC transfer function in Eq. (1) has
infinity magnitude gain at the fundamental and all harmonic
frequencies of the reference signal without concerning the low
pass filter Q(z). Therefore, RC is able to achieve zero tracking
error on the desired frequency and eliminate 2nd and higher
order harmonic components to realize zero THD.
However, traditional CRC is very sensitive to reference
frequency fluctuation. Even a small frequency fluctuation
will lead to severe magnitude decline on the fundamental
and all harmonic frequencies. Based on Euler’s equation, the
magnitude response of RC transfer function Eq. (1) without
concerning low pass filter Q(s) is:
|Grc(z)| =
Kr√
2− 2 cos[2πh(1 + ∆fr/fr)]
(2)
Fig. 2. Sensitivity of RC magnitude to delay length deviation
Note that phase lead compensation Gf (z) = zγ with γ
being the lead step has been ignored in Eq. (2) because of its
unit magnitude. Fig. 2 shows the magnitudes around the first
5th order harmonics (h = 1, 2, ..., 5) of the CRC designed
for a 60 Hz system. From the figure, the RC magnitude on
first harmonic frequency will decrease from infinity to 25.5 dB
when the reference frequency deviates 0.5 Hz away from the
desired frequency, and this magnitude drop is more obvious for
higher order harmonics frequencies. The capabilities of CRC
periodic signal tracking and THD elimination will severely
degrade under reference frequency fluctuation.
B. Virtual variable sampling
In CRC, delay length N in z−N is assumed to be an integer.
However, it’s difficult or even impossible to have a constant
integral ratio Tr/Ts especially when the reference fundamental
frequency fr is varying or under certain disturbance. A generic
way to address this problem is to use a varying sampling
frequency scheme [23], [24]. However, the limitations of
these varying frequency schemes are their high requirement of
CPU processing capacity and the influence on overall system
stability.
To overcome the limitations of hardware based variable
sampling methods, an easy-to-implement solution based on
software signal processing, virtual variable sampling, is pro-
posed in this section. In VVS method, the variable delay
period, Tv , is approximated by an nth-order FIR filter, while
the overall system sampling period is still a constant value.
The Lagrange interpolation polynomial method is applied to
make variable delay period approximation:
z−1v =
n∑
i=1
aiz
−i,with ai =
n∏
j=1,j 6=i
Tv − iTs
jTs − iTs
(3)
where Ts is the overall system sampling period. The VVS
delay period Tv is able to approximate a variable sampling
time delay from Ts to nTs. Higher order of VVS period pro-
vides more approximation accuracy and a larger range, while
it also brings more computational cost. With the development
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of CPU computational ability, the computational cost is not
the significant restriction for VVS application.
In this paper, the VVS delay order n is selected as 3, which
makes Tv is able to approximate the period from Ts to 3Ts.
z−1v = a1z
−1 + a2z
−2 + a3z
−3 (4)
Fig. 3. Magnitude performance of VVS delay unit z−1v when variable
sampling period Tv changes from Ts to 3Ts
Fig. 3 shows the magnitude of 3rd order VVS delay unit
z−1v when variable sampling period Tv changes from Ts to
3Ts under 10 kHz sampling frequency. The unity magnitude
means the zero approximation error. Based on Eq. (3), VVS
delay unit z−1v = z
−1, z−2, or z−3 when Tv = Ts, 2Ts, or
3Ts. It is obvious that there is no approximation error when
Tv = Ts, 2Ts, or 3Ts. The VVS delay unit performs as a low
pass filter property below Nyquist frequency. For the signal
with frequency from 0 to 500 Hz, VVS delay unit has the
approximation accuracy above 99.97%.
C. Virtual variable sampling RC
To make RC frequency adaptive, VVS method is applied
to RC scheme. First, the constant delay length needs to
be selected. Suppose the variable reference period T̃r has
the range between Tr min and Tr max, and virtual sampling
period Tv is between Ts and 3Ts when 3rd order VVS method
is applied. The delay length Nv should be:
Tr min
3Ts
< Nv <
Tr max
Ts
(5)
Normally, the constant delay length Nv chooses an integer
near the middle of the range in Eq. (5) to make VVS RC have
the largest frequency adaptability range.
After the delay length Nv is selected, the virtual sampling
period Tv under variable reference period T̃r is set as:
Tv =
T̃r
Nv
(6)
When reference period T̃r changes or fluctuates, the virtual
sampling period Tv needs to be adjusted. The VVS delay unit
z−1v can be determined by Eq. (3) accordingly.
Fig. 4. The sampling comparison among constant sampling, variable
sampling, and VVS under a sudden reference period change
The comparison among constant sampling (CS), variable
sampling (VS), and VVS are presented in Fig. 4. Repetitive
control requires constant sampling points in one reference
period, but CS is not able to maintain fixed sampling points
when the reference period is changing. When the reference
period changes from Tr to T ′r, CS cannot provide fixed integer
number of delay periods Ts for both periods. By changing
sampling periods Ts and Tv , VS and VVS can easily keep the
sampling points as a constant number N or Nv . The difference
is that the sampling period Tv of VVS is approximated by an
FIR filter, which does not require to adjust the physical system
sampling frequency.
Fig. 5. Virtual variable sampling RC
With the form of VVS delay unit z−1v , the VVS-RC is shown
in Fig. 5 and has the transfer function as:
GV V S−RC(zv) = Kr
z−Nvv
1− z−Nvv
Gf (zv) (7)
where Kr is the VVS-RC gain and Gf (z) is a phase lead filter
to be designed based on the VVS frequency.
Comparing with CRC [31], z−Nvv has a low pass filter
performance as shown in Fig. 3, thus the filter Q(z) in Fig. 1 is
no longer needed. In contrast to fractional-order RC [27]–[29],
VVS-RC is able to deal with a signal with larger frequency
variation range. For instance, a 3rd-order FIR filter in [27]–
[29] is able to approximate the fractional delay z−Nf from z0
to z−3. For a 10 kHz sampling frequency system, it can deal
with the reference signal with the frequency from 59.17 Hz
to 60.24 Hz when the overall delay range is set from z−166
to z−169. On the contrary, for a 10 kHz sampling frequency
system, a 3rd-order VVS is able to adjust virtual sampling
frequency from 3.33 kHz to 10 kHz, which can deal with the
reference signal with the frequency from 41.66 Hz to 125 Hz
under a fixed delay z−80v in RC. The cost of the VVS-RC is
that it needs more memory unit than CRC and fractional-order
RC. In the case of the prior example, a third order VVS-RC
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takes 50% more computational cost than CRC or fractional-
order RC.
Furthermore, the sampling period of input and output is
still the system sampling period Ts, while all RC analyses are
conducted under the virtual sampling period Tv . Different from
multi-rate sampling [8], aliasing and imaging do not exist in
VVS. Therefore, there is no need adding anti-aliasing and anti-
imaging filters between VVS-based RC with virtual sampling
period Tv and digital control system with system sampling
period Ts.
D. Fractional-order phase lead compensation
The phase lead compensation is designed to improve the
system stability by providing a phase lead to cancel out
the system phase lag mainly resulting from system model
Gp(z) in Fig. 1 and digital controller computation delay [18].
Theoretically, it can be implemented as the inverse of the
closed-loop system model. In practice, it is difficult to obtain
the inverse of the closed-loop system model accurately due to
various model uncertainties [32], [33].
For accurate phase compensation, a fractional order phase
lead (FOPL) filter Gf (zv) = zγv is applied, where γ ∈ R+ can
be a fractional number. The FOPL can be approximated by a
nth-order filter [34], [35] as:
zγv ≈ zniv +
n∑
k=0
Akz
k
v (8)
where ni is the nearest integer of (γ − n/2). The Lagrange
interpolation coefficients Ak which is similar as VVS approx-
imation in Eq. (3) can be calculated as:
Ak =
n∏
i=0,i6=k
γ − i
k − i
(9)
In practice, the order of phase lead compensation is also
selected as n = 3 based on the tradeoff between approximation
accuracy and computation complication.
With the form of Eq. (8), the FOPL filter produces a linear
phase lead:
θf = γ ×
ω
ωN
180◦ (10)
for input signal at angular frequency ω, where ωN is the
system Nyquist frequency given by πfs. Therefore, the FOPL
filter can produce higher compensation resolution than an
integral-order filter.
E. Stability analysis of VVS-RC
For overall system in Fig. (1) replacing the CRC with VVS-
RC of Eq. (7), the error transfer function can be expressed as:
E(z) =
(1− z−Nvv )(1−G(z))
1− z−Nvv (1−KrGf (zv)G(z))
× [R(z)−D(z)]
(11)
where G(z) = Gc(z)Gp(z)/[1 + Gc(z)Gp(z)] is the closed-
loop system transfer function without VVS-RC. The VVS
delay z−Nvv can be approximated as z
−vNv , where the real
number v is selected to make vNv = Tr/Ts. Then, the VVS-
RC transfer function can be presented as:
E(z) =
(1− z−vNv )(1−G(z))
1− z−vNv (1−KrGf (zv)G(z))
× [R(z)−D(z)]
(12)
If the frequency of reference r(t) and disturbance d(t) ap-
proaches ωl = 2πlfr with l = 0, 1, 2, ... and less than the
system Nyquist frequency, then z−vNv = 1. The system gets
zero tracking error:
lim
ω→ωl
‖E(z)‖ = 0 (13)
Equation (13) indicates that this scheme can suppress all
harmonics of the periodic error signal, even in the presence
of un-modeled dynamics. The advantage of VVS-RC is that
it does not require the sampling frequency to be an integral
multiple of the fundamental frequency of the reference signal.
The overall system holds the stability conditions: the closed-
loop feedback system G(z) is stable [36], [37], and
| 1−KrGf (z)G(z) |< 1 (14)
Obviously, stability criteria for the VVS-RC system above is
compatible to those of a RC system. The design of control gain
Kr and compensation filter Gf (zv) for the proposed VVS-RC
are the same as that for a CRC with fractional-order phase lead
[34]:
0 < Kr ≤
2cos[(θg(e
jω) + γω]
Ng(ejω)
(15)
| θg(ejω) + γω |< 90◦ − ε (16)
where Ng and θg represent magnitude and phase response
of closed-loop transfer function G(z), ε is a small positive
constant to enhance the system robustness [18].
III. VVS-RC FOR SINGLE-PHASE DC/AC CONVERTER
A. Modeling of the DC/AC PWM converter
Fig. 6 shows a plug-in VVS-RC controlled single-phase
DC/AC converter system, where En is the DC bus voltage;
L and C are inductor-capacitor (LC) filter; R is linear load;
Cr, Lr, and Rr are capacitor, inductor, and resistor in recti-
fier load, respectively. The output voltage Vout and inductor
current IL are two system states for state feedback controller
(SFC); Vin is the input PWM voltage.
With a sampling interval Ts = 1/fs, the discrete-time state
space of the single-phase DC/AC converter system in Fig. 6
can be written as [38]:[
v(k + 1)
i(k + 1)
]
=
(
ϕ11 ϕ12
ϕ21 ϕ22
)[
v(k)
i(k)
]
+
(
g1
g2
)
u(k) (17)
where ϕ11 = 1−Ts/(RC)+T 2s /(2R2C2)−T 2s /(2LC), ϕ12 =
Ts/C − T 2s /(2RC2), ϕ21 = −Ts/L + T 2s /(2RLC), ϕ22 =
1− T 2s /(2LC), g1 = EnT 2s /(2LC), g2 = EnTs/L.
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Fig. 6. Plug-in VVS-RC controlled DC/AC converter system
TABLE I
SINGLE-PHASE PWM SYSTEM PARAMETERS
Parameter Value Parameter Value
DC bus voltage En 200 V Linear load R 200 Ω
Inductor filter Lf 3 mH Capacitor filter Cf 60 µF
Rectifier capacitor Cr 60 µF rectifier inductor Lr 3 mH
Rectifier resistance Rr 200 Ω PWM frequency 10 kHz
Sampling frequency fs 10 kHz
B. State feedback controller design
The state feedback controller for system (17) has the form
as:
u = −K
[
v(k)
i(k)
]
+ gvr(k) = −k1v(k)− k2i(k) + gvr(k)
(18)
where k1, k2, and g are controller parameters, vr is the
reference sinusoidal voltage.
With the state feedback controller (18), the closed-loop
system becomes:[
v(k + 1)
i(k + 1)
]
=
[
ϕ11 − g1k1 ϕ12 − g1k2
ϕ21 − g2k1 ϕ22 − g2k2
] [
v(k)
i(k)
]
+
(
g1g
g2g
)
vr(k)
(19)
The poles of the feedback control system can be assigned by
adjusting coefficients k1 and k2. The transfer function can be
rewritten as [39]:
H(z) =
m1z +m2
z2 + p1z + p2
(20)
where p1 = −(ϕ22 − g2k2) − (ϕ11 − g1k1), p2 = (ϕ11 −
g1k1)(ϕ22 − g2k2) − (ϕ12 − g1k2)(ϕ21 − g2k1), m1 = g1k,
m2 = g2k − g1k(ϕ22 − g2k2).
With the parameters in Table I and state feedback controller
k1 = 0.5, k2 = 7, and g = 1.5, the closed-loop transfer
function for 60 Hz single-phase 110V DC/AC converter is
derived as:
G(z) =
0.623z + 0.01
z2 − 0.773z
(21)
The feedback control system is stable with the poles p1 = 0,
p2 = 0.773 in the unit circle. With only feedback controller,
a severe phase lag in tracking and high THD in waveform
distortion influence output performance under no load, linear
load and rectifier load conditions which are shown in the first
row of Fig. 11. The major distortion components appear on
the 3rd and 5th harmonic frequencies.
C. Plug-in VVS-RC design
For CRC, the delay length chooses the closest integer of
the ratio of Tr/Ts, N = bTr/Tse = b166.67e = 167. For
VVS-RC, the delay length Nv is selected as 80, which meets
the requirement of Eq. (5). With this setting, VVS-RC is able
to check the signal from 41.67 Hz to 125 Hz. The VVS delay
unit for 60 Hz reference signal is:
z−1v = 0.038z
−1 + 0.993z−2 + 0.045z−3 (22)
Fig. 7. Magnitude response of VVS-RC and CRC
The next step is to choose the RC gain Kr and to build
the linear phase lead filter Gf (zv). In order to achieve fast
transient response after applying VVS-RC, Kr is selected as
1, which also meets the requirement of Eq. (15). The phase
lead of Gf (zv) is designed by following the analysis in [18]
and measuring the actual system phase lag. The final phase
lead is selected as
Gf (zv) = z
2.5
v ≈ −0.06z1v + 0.56z2v + 0.56z3v − 0.06z4v (23)
To compare the performance of CRC and VVS-RC, CRC is
designed based on regular CRC design procedure. For CRC,
the delay length N is selected as the closest integer 167
because the ratio Tr/Ts = 166.67, and the low pass filter
is selected as Q(z) = 0.1z−1 + 0.8 + 0.1z1. Fig. 7 shows
the magnitude response comparison of VVS-RC and CRCs.
For CRC, the frequency resolution for magnitude peak is
fs × h/N , where h is the harmonic order. In this case, because
the ratio of the sampling frequency to the reference frequency
is not an integer, the magnitude peaks of CRC shift away from
the fundamental frequency and its harmonic frequencies. On
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the contrary, VVS RC does not have the limit on frequency
resolution. Therefore, the magnitude peak is easy to be set at
the desired frequency. Another different aspect is the peak
magnitude. VVS RC achieves larger magnitude than CRC
at the low frequency. As a result, it is able to have better
harmonic distortion elimination ability at these harmonics.
IV. EXPERIMENTAL VALIDATION
A. System setup
Fig. 8. Experiment setups
Fig. 8 shows the experimental setup, which consists of a
dSPACE-controlled PWM IGBT H-bridge device, LC filter,
DC power source, loads, and signal collection circuits.
In the experiments, the plug-in VVS-RC and state feedback
controller are generated in MATLAB Simulink and imple-
mented by dSPACE DS1103 board to control the H-bridge
IGBT converter. The output voltage and current waveform are
recorded via ControlDesk for system control and performance
analysis.
B. Experimental results and comparison
Fig. 9. Transient response on linear load after applying VVS-RC
The transient responses and tracking errors after applying
VVS-RC under linear load and rectifier load are presented in
Figs. 9 and 10. Under only SFC, the output has large tracking
error because of the magnitude and phase error. After applying
VVS-RC, tracking error converges to a very limited value after
about three cycles.
Fig. 11 shows the steady-state performance comparison
between SFC, CRC, and VVS-RC under linear and rectifier
Fig. 10. Transient response on rectifier load after applying VVS-RC
Fig. 11. Experiment results comparison for SFC, CRC, and VVS-RC
under linear load (left column) and rectifier load (right column)
load for 60 Hz reference signal. It is clear that VVS-RC has the
waveform with the least distortion under the condition of the
fractional ratio of Tr to Ts. For SFC, there are large magnitude
error and phase lag, and severe distortion under rectifier load.
Although not too much magnitude error and phase lag for
CRC, certain distortion still happens because of inaccurate
delay length N .
Tables II shows the result comparisons for Fig. 11 in terms
of tracking error in root mean square (RMS) value and THD
under linear load (LL), no load (NL), and rectifier load (RL).
From the table, SFC shows an unsatisfied response with large
magnitude error and phase lag. Both CRC and VVS-RC show
significant improvement on tracking error and THD. Because
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TABLE II
STEADY-STATE PERFORMANCE COMPARISON IN TERMS OF TRACKING
ERROR AND THD
Tracking Error (V) THD
LL NL RL LL NL RL
SFC 30.35 27.18 34.79 2.33% 2.72% 8.04%
CRC 1.73 1.78 2.5 1.73% 1.18% 2.18%
VVS-RC 1.05 1.19 1.18 0.72% 0.69% 0.71%
of the accurate delay design by z−Nvv , VVS-RC shows the
best performance under different load conditions with 39.3%,
33.2%, and 52.8% improvement on tracking error and 58.4%,
41.5%, and 67.4% on THD compared with CRC.
C. VVS-RC under sudden load change
Fig. 12. VVS-RC with linear load under sudden load change
Fig. 13. VVS-RC with rectifier load under sudden load change
Figs. 12 and 13 show that the VVS-RC operates under
sudden step load switches from no load to linear load and
rectifier load, respectively. It is clear that output voltages do
not vary too much and recover from the sudden step load
changes within about four cycles for linear load condition
and seven cycles for rectifier load condition. The experiments
prove that VVS-RC is robust to sudden load changes.
Fig. 14. Output response of CRC when reference frequency changes
from 60Hz to 61Hz
Fig. 15. Output response of VVS-RC when reference frequency
changes from 60Hz to 61Hz
D. Frequency adaptability comparison between CRC and
VVS-RC
Figs. 14 and 15 show the transient response of CRC and
VVS-RC under reference frequency sudden change from 60
Hz to 61 Hz. By adjusting the VVS delay unit flexibly, the
tracking error of VVS-RC converges back to a very limited
value after about 10 cycles transient process. Without the
frequency adaptability, the steady-state tracking error of CRC
increases under such frequency fluctuation. The proposed VVS
method enables RC with excellent frequency adaptability.
V. CONCLUSION
In this paper, a flexible, generic, and easy-to-implement
virtual variable sampling RC is proposed to address the perfor-
mance degradation caused by the fractional ratio of reference
period to sampling period. With fixed system sampling period,
a virtual variable sampling period is achieved by building
an approximated virtual unit delay. Based on this, RC can
be implemented with a virtual variable sampling period that
is different from the system sampling period. Comparing
with variable sampling period methods that are achieved in
hardware, the virtual variable sampling period is approximated
by software and, therefore, is simpler and more economical.
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In contrast to fractional-order RC in previous work, this
method is more flexible and can deal with signals with larger
frequency variation range. The cost of VVS-RC is that it
will take more computational memories than conventional
RC or fractional-order RC. Theoretical analysis shows that
the proposed RC scheme is able to make the infinity gain
appears on the fundamental and harmonic frequencies of the
periodic signal, which guarantees the tracking performance.
Experimental results also show that virtual variable sampling
RC offers transient performance as fast as CRC, and better
tracking performance than CRC under fractional frequency
ratio. The proposed RC scheme can also be used for solving
the fractional delay length problem when digital RC is applied
in grid-connected device, especially when the grid frequency
fluctuates under disturbance.
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